Difference between revisions of "John Backes"

From The Circuits and Biology Lab at UMN
Jump to navigationJump to search
Line 6: Line 6:
  
 
== John's Papers ==
 
== John's Papers ==
 +
 +
{|
 +
 +
| rowspan=2 |
 +
{| style="background:#F0E68C"
 +
|- valign=top
 +
| '''title''':
 +
| [[Media:Backes_Fett_Riedel_The_Analysis_And_Mapping_Of_Cyclic_Cricuits_With_Boolean_Satisfiability.pdf‎‎ | The Analysis and Mapping of Cyclic Circuits with Boolean Satisfiability]]
 +
|-
 +
| '''authors''':
 +
| John Backes, [[Brian Fett]] and [[Marc Riedel]]
 +
|-
 +
| '''submitted to''':
 +
| [http://tcad.polito.it/ IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems]
 +
 +
|}
 +
 +
| |        
 +
 +
| align=center |
 +
<span class="plainlinks">[http://cadbio.com/wiki/images/b/b6/Backes_Fett_Riedel_The_Analysis_And_Mapping_Of_Cyclic_Cricuits_With_Boolean_Satisfiability.pdf http://cctbio.ece.umn.edu/wiki/images/0/04/Pdf.jpg]</span>
 +
<br>[[Media:Backes_Fett_Riedel_The_Analysis_And_Mapping_Of_Cyclic_Cricuits_With_Boolean_Satisfiability.pdf  | Paper]]
 +
 +
|}
  
 
{|
 
{|

Revision as of 10:43, 22 December 2010

John Backes.jpg

About John

My research interests include Logic Synthesis, Formal Verification, Technology Mapping, and SAT-Based Algorithms. I formally started the PhD program at UMN in May 2009; however, I've been an informal PhD student for quite some time.

John's Papers

title: The Analysis and Mapping of Cyclic Circuits with Boolean Satisfiability
authors: John Backes, Brian Fett and Marc Riedel
submitted to: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
       

Pdf.jpg
Paper

title: Reduction of Interpolants For Logic Synthesis
authors: John Backes and Marc Riedel
presented at: International Workshop on Logic and Synthesis, Irvine, CA, 2010.
to be presented at: The International Conference on Computer-Aided Design, San Jose, CA, 2010.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

title: The Synthesis of Cyclic Dependencies with Craig Interpolation
authors: John Backes and Marc Riedel
presented at: International Workshop on Logic and Synthesis, Berkeley, CA, 2009.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

title: The Analysis of Cyclic Circuits with Boolean Satisfiability
authors: John Backes, Brian Fett and Marc Riedel
presented at: The International Conference on Computer-Aided Design, San Jose, CA, 2008.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

title: The Synthesis of Stochastic Circuits for Nanoscale Computation
authors: Weikang Qian, John Backes, and Marc Riedel
presented at: International Workshop on Logic and Synthesis, San Diego, CA, 2007.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

Contact Information

  • Email: BackesEmail.gif
  • Phone: (952) 239-7828